Add batch 1 (YosysHQ_picorv32, alexforencich_verilog-ethernet, The-OpenROAD-Project_OpenROAD, darklife_darkriscv, corundum_corundum)
f61bac1 verified Download The-OpenROAD-Project_OpenROAD/src/dbSta/include/db_sta/dbReadVerilog.hh from SAIFIINDUSTRIES/verilog_data-1: direct link, hf CLI and curl.
- Browser
- Download file 1.56 kB
-
https://huggingface.co/datasets/SAIFIINDUSTRIES/verilog_data-1/resolve/main/The-OpenROAD-Project_OpenROAD/src/dbSta/include/db_sta/dbReadVerilog.hh
- Command line
-
hf download hf://datasets/SAIFIINDUSTRIES/verilog_data-1/The-OpenROAD-Project_OpenROAD/src/dbSta/include/db_sta/dbReadVerilog.hh
-
curl -L -o dbReadVerilog.hh https://huggingface.co/datasets/SAIFIINDUSTRIES/verilog_data-1/resolve/main/The-OpenROAD-Project_OpenROAD/src/dbSta/include/db_sta/dbReadVerilog.hh
1.56 kB
| // SPDX-License-Identifier: BSD-3-Clause | |
| // Copyright (c) 2019-2025, The OpenROAD Authors | |
| namespace utl { | |
| class Logger; | |
| } | |
| namespace sta { | |
| class dbSta; | |
| class NetworkReader; | |
| } // namespace sta | |
| namespace ord { | |
| class dbVerilogNetwork; | |
| // Hierarchical network for read_verilog. | |
| // Verilog cells and module networks are built here. | |
| // It is NOT part of an Sta. | |
| class dbVerilogNetwork : public sta::ConcreteNetwork | |
| { | |
| public: | |
| dbVerilogNetwork(sta::dbSta* sta); | |
| sta::Cell* findAnyCell(std::string_view name) override; | |
| bool isBlackBox(sta::ConcreteCell* cell); | |
| sta::dbNetwork* getDbNetwork() | |
| { | |
| return static_cast<sta::dbNetwork*>(db_network_); | |
| } | |
| private: | |
| NetworkReader* db_network_ = nullptr; | |
| }; | |
| void setDbNetworkLinkFunc(dbVerilogNetwork* network, | |
| sta::VerilogReader* verilog_reader); | |
| // Read a hierarchical Verilog netlist into a OpenSTA concrete network | |
| // objects. The hierarchical network is elaborated/flattened by the | |
| // link_design command and OpenDB objects are created from the flattened | |
| // network. | |
| bool dbLinkDesign(const char* top_cell_name, | |
| dbVerilogNetwork* verilog_network, | |
| odb::dbDatabase* db, | |
| utl::Logger* logger, | |
| bool hierarchy, | |
| bool omit_filename_prop = false); | |
| } // namespace ord | |