SAIFIINDUSTRIES's picture
Add batch 5 (Luthiraa_TALOS-V2, dawsonjon_fpu, The-OpenROAD-Project_OpenROAD-flow-scripts, antonblanchard_microwatt, alexforencich_verilog-i2c)
784ee2c verified
Raw History Blame Contribute Delete
2.78 kB
source $::env(SCRIPTS_DIR)/util.tcl
source_env_var_if_exists PLATFORM_TCL
if { [env_var_equals GUI_TIMING 1] } {
source $::env(SCRIPTS_DIR)/read_liberty.tcl
}
if { [env_var_exists_and_non_empty DEF_FILE] } {
log_cmd read_lef $::env(TECH_LEF)
log_cmd read_lef $::env(SC_LEF)
if { [env_var_exists_and_non_empty ADDITIONAL_LEFS] } {
foreach lef $::env(ADDITIONAL_LEFS) {
log_cmd read_lef $lef
}
}
set input_file $::env(DEF_FILE)
log_cmd read_def $input_file
} elseif { [env_var_exists_and_non_empty V_FILE] } {
log_cmd read_lef $::env(TECH_LEF)
log_cmd read_lef $::env(SC_LEF)
if { [env_var_exists_and_non_empty ADDITIONAL_LEFS] } {
foreach lef $::env(ADDITIONAL_LEFS) {
log_cmd read_lef $lef
}
}
set input_file $::env(V_FILE)
log_cmd read_verilog $input_file
log_cmd link_design {*}[hier_options] $::env(DESIGN_NAME)
} else {
set input_file $::env(ODB_FILE)
log_cmd read_db {*}[hier_options] $input_file
}
proc read_timing { input_file } {
set result [find_sdc_file $input_file]
set design_stage [lindex $result 0]
set sdc_file [lindex $result 1]
if { $sdc_file == "" } {
set sdc_file $::env(SDC_FILE)
}
log_cmd read_sdc $sdc_file
if { [file exists $::env(PLATFORM_DIR)/derate.tcl] } {
source $::env(PLATFORM_DIR)/derate.tcl
}
if { [env_var_exists_and_non_empty LAYER_PARASITICS_FILE] } {
log_cmd source $::env(LAYER_PARASITICS_FILE)
} else {
log_cmd source $::env(PLATFORM_DIR)/setRC.tcl
}
if { $design_stage >= 4 } {
# CTS has run, so propagate clocks
set_propagated_clock [all_clocks]
}
if { $design_stage >= 6 && [file exist $::env(RESULTS_DIR)/6_final.spef] } {
log_cmd read_spef $::env(RESULTS_DIR)/6_final.spef
} elseif { $design_stage >= 5 } {
if { [log_cmd grt::have_routes] } {
log_cmd estimate_parasitics -global_routing
} else {
puts "No global routing results available, skipping estimate_parasitics"
}
} elseif { $design_stage >= 3 } {
log_cmd estimate_parasitics -placement
}
# Warm up OpenSTA, so clicking on timing related buttons reacts faster
set _tmp [log_cmd sta::find_timing]
set _tmp [log_cmd sta::find_requireds]
}
if { [ord::openroad_gui_compiled] } {
set db_basename [file rootname [file tail $input_file]]
gui::set_title \
"OpenROAD - $::env(PLATFORM)/$::env(DESIGN_NICKNAME)/$::env(FLOW_VARIANT) - ${db_basename}"
}
if { [env_var_equals LIB_MODEL CCS] } {
puts "Using CCS delay calculation"
log_cmd set_delay_calculator prima
}
if { $::env(GUI_TIMING) } {
puts "GUI_TIMING=1 reading timing, takes a little while for large designs..."
read_timing $input_file
if { [gui::enabled] } {
log_cmd gui::select_chart "Endpoint Slack"
log_cmd gui::update_timing_report
}
}