File size: 2,784 Bytes
784ee2c
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
source $::env(SCRIPTS_DIR)/util.tcl

source_env_var_if_exists PLATFORM_TCL

if { [env_var_equals GUI_TIMING 1] } {
  source $::env(SCRIPTS_DIR)/read_liberty.tcl
}

if { [env_var_exists_and_non_empty DEF_FILE] } {
  log_cmd read_lef $::env(TECH_LEF)
  log_cmd read_lef $::env(SC_LEF)
  if { [env_var_exists_and_non_empty ADDITIONAL_LEFS] } {
    foreach lef $::env(ADDITIONAL_LEFS) {
      log_cmd read_lef $lef
    }
  }
  set input_file $::env(DEF_FILE)
  log_cmd read_def $input_file
} elseif { [env_var_exists_and_non_empty V_FILE] } {
  log_cmd read_lef $::env(TECH_LEF)
  log_cmd read_lef $::env(SC_LEF)
  if { [env_var_exists_and_non_empty ADDITIONAL_LEFS] } {
    foreach lef $::env(ADDITIONAL_LEFS) {
      log_cmd read_lef $lef
    }
  }
  set input_file $::env(V_FILE)
  log_cmd read_verilog $input_file
  log_cmd link_design {*}[hier_options] $::env(DESIGN_NAME)
} else {
  set input_file $::env(ODB_FILE)
  log_cmd read_db {*}[hier_options] $input_file
}

proc read_timing { input_file } {
  set result [find_sdc_file $input_file]
  set design_stage [lindex $result 0]
  set sdc_file [lindex $result 1]

  if { $sdc_file == "" } {
    set sdc_file $::env(SDC_FILE)
  }
  log_cmd read_sdc $sdc_file
  if { [file exists $::env(PLATFORM_DIR)/derate.tcl] } {
    source $::env(PLATFORM_DIR)/derate.tcl
  }

  if { [env_var_exists_and_non_empty LAYER_PARASITICS_FILE] } {
    log_cmd source $::env(LAYER_PARASITICS_FILE)
  } else {
    log_cmd source $::env(PLATFORM_DIR)/setRC.tcl
  }
  if { $design_stage >= 4 } {
    # CTS has run, so propagate clocks
    set_propagated_clock [all_clocks]
  }

  if { $design_stage >= 6 && [file exist $::env(RESULTS_DIR)/6_final.spef] } {
    log_cmd read_spef $::env(RESULTS_DIR)/6_final.spef
  } elseif { $design_stage >= 5 } {
    if { [log_cmd grt::have_routes] } {
      log_cmd estimate_parasitics -global_routing
    } else {
      puts "No global routing results available, skipping estimate_parasitics"
    }
  } elseif { $design_stage >= 3 } {
    log_cmd estimate_parasitics -placement
  }

  # Warm up OpenSTA, so clicking on timing related buttons reacts faster
  set _tmp [log_cmd sta::find_timing]
  set _tmp [log_cmd sta::find_requireds]
}

if { [ord::openroad_gui_compiled] } {
  set db_basename [file rootname [file tail $input_file]]
  gui::set_title \
    "OpenROAD - $::env(PLATFORM)/$::env(DESIGN_NICKNAME)/$::env(FLOW_VARIANT) - ${db_basename}"
}

if { [env_var_equals LIB_MODEL CCS] } {
  puts "Using CCS delay calculation"
  log_cmd set_delay_calculator prima
}

if { $::env(GUI_TIMING) } {
  puts "GUI_TIMING=1 reading timing, takes a little while for large designs..."
  read_timing $input_file
  if { [gui::enabled] } {
    log_cmd gui::select_chart "Endpoint Slack"
    log_cmd gui::update_timing_report
  }
}