Hugging Face
Models
Datasets
Spaces
Buckets
new
Docs
Enterprise
Pricing
Website
Tasks
HuggingChat
Collections
Languages
Organizations
Community
Blog
Posts
Daily Papers
Hardware
Learn
Discord
Forum
GitHub
Solutions
Team & Enterprise
Hugging Face PRO
Enterprise Support
Inference Providers
Inference Endpoints
Storage Buckets
Log In
Sign Up
Datasets:
SAIFIINDUSTRIES
/
verilog_data-2
Like
0
Dataset card
Files
Files and versions
xet
Community
main
verilog_data-2
/
ConstStrings_GoWinSDR
/
FPGA
/
Submodule
/
SDR_433
/
src
23.8 kB
Ctrl+K
Ctrl+K
1 contributor
History:
1 commit
SAIFIINDUSTRIES
Add Batch 5 with 10 repos
387c3d6
verified
25 days ago
ad9363_dev_cmos.v
Safe
4.87 kB
Add Batch 5 with 10 repos
25 days ago
demod_433.v
Safe
2.99 kB
Add Batch 5 with 10 repos
25 days ago
rf_rxt.v
Safe
11.7 kB
Add Batch 5 with 10 repos
25 days ago
timeconstrain.sdc
Safe
64 Bytes
Add Batch 5 with 10 repos
25 days ago
top.v
Safe
4.23 kB
Add Batch 5 with 10 repos
25 days ago
