# SystemVerilog Grammar

An ANTLR4 grammar for SystemVerilog (IEEE Std 1800-2017)