File size: 1,657 Bytes
784ee2c | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 | #SAMPLE INPUT FILE; VALUES NOT REALISTIC
{
# The process node.
"tech_nm": 7,
# The operating voltage.
"voltage": 0.7,
# String to add in front of every metal layer number for the layer name.
"metal_prefix": "M",
# Horizontal Metal layer for macro pins
"metal_layer": "M4",
# The pin width for signal pins.
"pin_width_nm": 24,
# The minimum pin pitch for signal pins
"pin_pitch_nm": 48,
# Metal track pitch
"metal_track_pitch_nm": 48,
# Manufacturing Grid
"manufacturing_grid_nm": 1,
# Contacted Poly Pitch
"contacted_poly_pitch_nm": 54,
#column mux factor
"column_mux_factor": 1,
# Fin pitch
"fin_pitch_nm" : 27,
# Optional snap the width and height of the sram to a multiple value.
"snap_width_nm": 190,
"snap_height_nm": 1400,
# List of SRAM configurations (name width depth and banks)
"srams": [
{"name": "fakeram7_2048x39", "width": 39, "depth": 2048, "banks": 4},
{"name": "fakeram7_256x32", "width": 32, "depth": 256, "banks": 2},
{"name": "fakeram7_256x34", "width": 34, "depth": 256, "banks": 2},
{"name": "fakeram7_64x21", "width": 21, "depth": 64, "banks": 2},
{"name": "fakeram_256x128", "width": 128, "depth": 256, "banks": 1},
{"name": "fakeram_256x64", "width": 64, "depth": 256, "banks": 2},
{"name": "fakeram_32x46", "width": 46, "depth": 32, "banks": 1},
{"name": "fakeram_512x8", "width": 8, "depth": 512, "banks": 4},
{"name": "fakeram_64x20", "width": 20, "depth": 64, "banks": 2},
{"name": "fakeram_64x22", "width": 22, "depth": 64, "banks": 2}
]
# TENTATIVE PARAMETERS
}
|