Hugging Face's logo

Datasets:
SAIFIINDUSTRIES
/
verilog_data-1

Dataset card Files
xet
 Community
verilog_data-1
File size: 54,448 Bytes
5cdf637
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN soc_bsg_black_parrot ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 6000000 6000000 ) ;
TRACKS X 190 DO 21428 STEP 280 LAYER metal1 ;
TRACKS Y 140 DO 21428 STEP 280 LAYER metal1 ;
TRACKS X 190 DO 15789 STEP 380 LAYER metal2 ;
TRACKS Y 140 DO 15789 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 21428 STEP 280 LAYER metal3 ;
TRACKS Y 140 DO 21428 STEP 280 LAYER metal3 ;
TRACKS X 190 DO 10714 STEP 560 LAYER metal4 ;
TRACKS Y 140 DO 10714 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 10714 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 10714 STEP 560 LAYER metal5 ;
TRACKS X 190 DO 10714 STEP 560 LAYER metal6 ;
TRACKS Y 140 DO 10714 STEP 560 LAYER metal6 ;
TRACKS X 1790 DO 3749 STEP 1600 LAYER metal7 ;
TRACKS Y 1740 DO 3749 STEP 1600 LAYER metal7 ;
TRACKS X 1790 DO 3749 STEP 1600 LAYER metal8 ;
TRACKS Y 1740 DO 3749 STEP 1600 LAYER metal8 ;
TRACKS X 3390 DO 1874 STEP 3200 LAYER metal9 ;
TRACKS Y 3340 DO 1874 STEP 3200 LAYER metal9 ;
TRACKS X 3390 DO 1874 STEP 3200 LAYER metal10 ;
TRACKS Y 3340 DO 1874 STEP 3200 LAYER metal10 ;
COMPONENTS 462 ;
    - BUMP_0_1 DUMMY_BUMP + FIXED ( 400000 800000 ) N ;
    - BUMP_0_10 DUMMY_BUMP + FIXED ( 400000 4400000 ) N ;
    - BUMP_0_11 DUMMY_BUMP + FIXED ( 400000 4800000 ) N ;
    - BUMP_0_12 DUMMY_BUMP + FIXED ( 400000 5200000 ) N ;
    - BUMP_0_13 DUMMY_BUMP + FIXED ( 400000 5600000 ) N ;
    - BUMP_0_2 DUMMY_BUMP + FIXED ( 400000 1200000 ) N ;
    - BUMP_0_3 DUMMY_BUMP + FIXED ( 400000 1600000 ) N ;
    - BUMP_0_4 DUMMY_BUMP + FIXED ( 400000 2000000 ) N ;
    - BUMP_0_5 DUMMY_BUMP + FIXED ( 400000 2400000 ) N ;
    - BUMP_0_6 DUMMY_BUMP + FIXED ( 400000 2800000 ) N ;
    - BUMP_0_7 DUMMY_BUMP + FIXED ( 400000 3200000 ) N ;
    - BUMP_0_8 DUMMY_BUMP + FIXED ( 400000 3600000 ) N ;
    - BUMP_0_9 DUMMY_BUMP + FIXED ( 400000 4000000 ) N ;
    - BUMP_10_0 DUMMY_BUMP + FIXED ( 4400000 400000 ) N ;
    - BUMP_10_1 DUMMY_BUMP + FIXED ( 4400000 800000 ) N ;
    - BUMP_10_10 DUMMY_BUMP + FIXED ( 4400000 4400000 ) N ;
    - BUMP_10_11 DUMMY_BUMP + FIXED ( 4400000 4800000 ) N ;
    - BUMP_10_12 DUMMY_BUMP + FIXED ( 4400000 5200000 ) N ;
    - BUMP_10_13 DUMMY_BUMP + FIXED ( 4400000 5600000 ) N ;
    - BUMP_10_2 DUMMY_BUMP + FIXED ( 4400000 1200000 ) N ;
    - BUMP_10_3 DUMMY_BUMP + FIXED ( 4400000 1600000 ) N ;
    - BUMP_10_4 DUMMY_BUMP + FIXED ( 4400000 2000000 ) N ;
    - BUMP_10_5 DUMMY_BUMP + FIXED ( 4400000 2400000 ) N ;
    - BUMP_10_6 DUMMY_BUMP + FIXED ( 4400000 2800000 ) N ;
    - BUMP_10_7 DUMMY_BUMP + FIXED ( 4400000 3200000 ) N ;
    - BUMP_10_8 DUMMY_BUMP + FIXED ( 4400000 3600000 ) N ;
    - BUMP_10_9 DUMMY_BUMP + FIXED ( 4400000 4000000 ) N ;
    - BUMP_11_0 DUMMY_BUMP + FIXED ( 4800000 400000 ) N ;
    - BUMP_11_1 DUMMY_BUMP + FIXED ( 4800000 800000 ) N ;
    - BUMP_11_10 DUMMY_BUMP + FIXED ( 4800000 4400000 ) N ;
    - BUMP_11_11 DUMMY_BUMP + FIXED ( 4800000 4800000 ) N ;
    - BUMP_11_12 DUMMY_BUMP + FIXED ( 4800000 5200000 ) N ;
    - BUMP_11_13 DUMMY_BUMP + FIXED ( 4800000 5600000 ) N ;
    - BUMP_11_2 DUMMY_BUMP + FIXED ( 4800000 1200000 ) N ;
    - BUMP_11_3 DUMMY_BUMP + FIXED ( 4800000 1600000 ) N ;
    - BUMP_11_4 DUMMY_BUMP + FIXED ( 4800000 2000000 ) N ;
    - BUMP_11_5 DUMMY_BUMP + FIXED ( 4800000 2400000 ) N ;
    - BUMP_11_6 DUMMY_BUMP + FIXED ( 4800000 2800000 ) N ;
    - BUMP_11_7 DUMMY_BUMP + FIXED ( 4800000 3200000 ) N ;
    - BUMP_11_8 DUMMY_BUMP + FIXED ( 4800000 3600000 ) N ;
    - BUMP_11_9 DUMMY_BUMP + FIXED ( 4800000 4000000 ) N ;
    - BUMP_12_0 DUMMY_BUMP + FIXED ( 5200000 400000 ) N ;
    - BUMP_12_1 DUMMY_BUMP + FIXED ( 5200000 800000 ) N ;
    - BUMP_12_10 DUMMY_BUMP + FIXED ( 5200000 4400000 ) N ;
    - BUMP_12_11 DUMMY_BUMP + FIXED ( 5200000 4800000 ) N ;
    - BUMP_12_12 DUMMY_BUMP + FIXED ( 5200000 5200000 ) N ;
    - BUMP_12_13 DUMMY_BUMP + FIXED ( 5200000 5600000 ) N ;
    - BUMP_12_2 DUMMY_BUMP + FIXED ( 5200000 1200000 ) N ;
    - BUMP_12_3 DUMMY_BUMP + FIXED ( 5200000 1600000 ) N ;
    - BUMP_12_4 DUMMY_BUMP + FIXED ( 5200000 2000000 ) N ;
    - BUMP_12_5 DUMMY_BUMP + FIXED ( 5200000 2400000 ) N ;
    - BUMP_12_6 DUMMY_BUMP + FIXED ( 5200000 2800000 ) N ;
    - BUMP_12_7 DUMMY_BUMP + FIXED ( 5200000 3200000 ) N ;
    - BUMP_12_8 DUMMY_BUMP + FIXED ( 5200000 3600000 ) N ;
    - BUMP_12_9 DUMMY_BUMP + FIXED ( 5200000 4000000 ) N ;
    - BUMP_13_0 DUMMY_BUMP + FIXED ( 5600000 400000 ) N ;
    - BUMP_13_1 DUMMY_BUMP + FIXED ( 5600000 800000 ) N ;
    - BUMP_13_10 DUMMY_BUMP + FIXED ( 5600000 4400000 ) N ;
    - BUMP_13_11 DUMMY_BUMP + FIXED ( 5600000 4800000 ) N ;
    - BUMP_13_12 DUMMY_BUMP + FIXED ( 5600000 5200000 ) N ;
    - BUMP_13_13 DUMMY_BUMP + FIXED ( 5600000 5600000 ) N ;
    - BUMP_13_2 DUMMY_BUMP + FIXED ( 5600000 1200000 ) N ;
    - BUMP_13_3 DUMMY_BUMP + FIXED ( 5600000 1600000 ) N ;
    - BUMP_13_4 DUMMY_BUMP + FIXED ( 5600000 2000000 ) N ;
    - BUMP_13_5 DUMMY_BUMP + FIXED ( 5600000 2400000 ) N ;
    - BUMP_13_6 DUMMY_BUMP + FIXED ( 5600000 2800000 ) N ;
    - BUMP_13_7 DUMMY_BUMP + FIXED ( 5600000 3200000 ) N ;
    - BUMP_13_8 DUMMY_BUMP + FIXED ( 5600000 3600000 ) N ;
    - BUMP_13_9 DUMMY_BUMP + FIXED ( 5600000 4000000 ) N ;
    - BUMP_1_0 DUMMY_BUMP + FIXED ( 800000 400000 ) N ;
    - BUMP_1_1 DUMMY_BUMP + FIXED ( 800000 800000 ) N ;
    - BUMP_1_10 DUMMY_BUMP + FIXED ( 800000 4400000 ) N ;
    - BUMP_1_11 DUMMY_BUMP + FIXED ( 800000 4800000 ) N ;
    - BUMP_1_12 DUMMY_BUMP + FIXED ( 800000 5200000 ) N ;
    - BUMP_1_13 DUMMY_BUMP + FIXED ( 800000 5600000 ) N ;
    - BUMP_1_2 DUMMY_BUMP + FIXED ( 800000 1200000 ) N ;
    - BUMP_1_3 DUMMY_BUMP + FIXED ( 800000 1600000 ) N ;
    - BUMP_1_4 DUMMY_BUMP + FIXED ( 800000 2000000 ) N ;
    - BUMP_1_5 DUMMY_BUMP + FIXED ( 800000 2400000 ) N ;
    - BUMP_1_6 DUMMY_BUMP + FIXED ( 800000 2800000 ) N ;
    - BUMP_1_7 DUMMY_BUMP + FIXED ( 800000 3200000 ) N ;
    - BUMP_1_8 DUMMY_BUMP + FIXED ( 800000 3600000 ) N ;
    - BUMP_1_9 DUMMY_BUMP + FIXED ( 800000 4000000 ) N ;
    - BUMP_2_0 DUMMY_BUMP + FIXED ( 1200000 400000 ) N ;
    - BUMP_2_1 DUMMY_BUMP + FIXED ( 1200000 800000 ) N ;
    - BUMP_2_10 DUMMY_BUMP + FIXED ( 1200000 4400000 ) N ;
    - BUMP_2_11 DUMMY_BUMP + FIXED ( 1200000 4800000 ) N ;
    - BUMP_2_12 DUMMY_BUMP + FIXED ( 1200000 5200000 ) N ;
    - BUMP_2_13 DUMMY_BUMP + FIXED ( 1200000 5600000 ) N ;
    - BUMP_2_2 DUMMY_BUMP + FIXED ( 1200000 1200000 ) N ;
    - BUMP_2_3 DUMMY_BUMP + FIXED ( 1200000 1600000 ) N ;
    - BUMP_2_4 DUMMY_BUMP + FIXED ( 1200000 2000000 ) N ;
    - BUMP_2_5 DUMMY_BUMP + FIXED ( 1200000 2400000 ) N ;
    - BUMP_2_6 DUMMY_BUMP + FIXED ( 1200000 2800000 ) N ;
    - BUMP_2_7 DUMMY_BUMP + FIXED ( 1200000 3200000 ) N ;
    - BUMP_2_8 DUMMY_BUMP + FIXED ( 1200000 3600000 ) N ;
    - BUMP_2_9 DUMMY_BUMP + FIXED ( 1200000 4000000 ) N ;
    - BUMP_3_0 DUMMY_BUMP + FIXED ( 1600000 400000 ) N ;
    - BUMP_3_1 DUMMY_BUMP + FIXED ( 1600000 800000 ) N ;
    - BUMP_3_10 DUMMY_BUMP + FIXED ( 1600000 4400000 ) N ;
    - BUMP_3_11 DUMMY_BUMP + FIXED ( 1600000 4800000 ) N ;
    - BUMP_3_12 DUMMY_BUMP + FIXED ( 1600000 5200000 ) N ;
    - BUMP_3_13 DUMMY_BUMP + FIXED ( 1600000 5600000 ) N ;
    - BUMP_3_2 DUMMY_BUMP + FIXED ( 1600000 1200000 ) N ;
    - BUMP_3_3 DUMMY_BUMP + FIXED ( 1600000 1600000 ) N ;
    - BUMP_3_4 DUMMY_BUMP + FIXED ( 1600000 2000000 ) N ;
    - BUMP_3_5 DUMMY_BUMP + FIXED ( 1600000 2400000 ) N ;
    - BUMP_3_6 DUMMY_BUMP + FIXED ( 1600000 2800000 ) N ;
    - BUMP_3_7 DUMMY_BUMP + FIXED ( 1600000 3200000 ) N ;
    - BUMP_3_8 DUMMY_BUMP + FIXED ( 1600000 3600000 ) N ;
    - BUMP_3_9 DUMMY_BUMP + FIXED ( 1600000 4000000 ) N ;
    - BUMP_4_0 DUMMY_BUMP + FIXED ( 2000000 400000 ) N ;
    - BUMP_4_1 DUMMY_BUMP + FIXED ( 2000000 800000 ) N ;
    - BUMP_4_10 DUMMY_BUMP + FIXED ( 2000000 4400000 ) N ;
    - BUMP_4_11 DUMMY_BUMP + FIXED ( 2000000 4800000 ) N ;
    - BUMP_4_12 DUMMY_BUMP + FIXED ( 2000000 5200000 ) N ;
    - BUMP_4_13 DUMMY_BUMP + FIXED ( 2000000 5600000 ) N ;
    - BUMP_4_2 DUMMY_BUMP + FIXED ( 2000000 1200000 ) N ;
    - BUMP_4_3 DUMMY_BUMP + FIXED ( 2000000 1600000 ) N ;
    - BUMP_4_4 DUMMY_BUMP + FIXED ( 2000000 2000000 ) N ;
    - BUMP_4_5 DUMMY_BUMP + FIXED ( 2000000 2400000 ) N ;
    - BUMP_4_6 DUMMY_BUMP + FIXED ( 2000000 2800000 ) N ;
    - BUMP_4_7 DUMMY_BUMP + FIXED ( 2000000 3200000 ) N ;
    - BUMP_4_8 DUMMY_BUMP + FIXED ( 2000000 3600000 ) N ;
    - BUMP_4_9 DUMMY_BUMP + FIXED ( 2000000 4000000 ) N ;
    - BUMP_5_0 DUMMY_BUMP + FIXED ( 2400000 400000 ) N ;
    - BUMP_5_1 DUMMY_BUMP + FIXED ( 2400000 800000 ) N ;
    - BUMP_5_10 DUMMY_BUMP + FIXED ( 2400000 4400000 ) N ;
    - BUMP_5_11 DUMMY_BUMP + FIXED ( 2400000 4800000 ) N ;
    - BUMP_5_12 DUMMY_BUMP + FIXED ( 2400000 5200000 ) N ;
    - BUMP_5_13 DUMMY_BUMP + FIXED ( 2400000 5600000 ) N ;
    - BUMP_5_2 DUMMY_BUMP + FIXED ( 2400000 1200000 ) N ;
    - BUMP_5_3 DUMMY_BUMP + FIXED ( 2400000 1600000 ) N ;
    - BUMP_5_4 DUMMY_BUMP + FIXED ( 2400000 2000000 ) N ;
    - BUMP_5_5 DUMMY_BUMP + FIXED ( 2400000 2400000 ) N ;
    - BUMP_5_6 DUMMY_BUMP + FIXED ( 2400000 2800000 ) N ;
    - BUMP_5_7 DUMMY_BUMP + FIXED ( 2400000 3200000 ) N ;
    - BUMP_5_8 DUMMY_BUMP + FIXED ( 2400000 3600000 ) N ;
    - BUMP_5_9 DUMMY_BUMP + FIXED ( 2400000 4000000 ) N ;
    - BUMP_6_0 DUMMY_BUMP + FIXED ( 2800000 400000 ) N ;
    - BUMP_6_1 DUMMY_BUMP + FIXED ( 2800000 800000 ) N ;
    - BUMP_6_10 DUMMY_BUMP + FIXED ( 2800000 4400000 ) N ;
    - BUMP_6_11 DUMMY_BUMP + FIXED ( 2800000 4800000 ) N ;
    - BUMP_6_12 DUMMY_BUMP + FIXED ( 2800000 5200000 ) N ;
    - BUMP_6_13 DUMMY_BUMP + FIXED ( 2800000 5600000 ) N ;
    - BUMP_6_2 DUMMY_BUMP + FIXED ( 2800000 1200000 ) N ;
    - BUMP_6_3 DUMMY_BUMP + FIXED ( 2800000 1600000 ) N ;
    - BUMP_6_4 DUMMY_BUMP + FIXED ( 2800000 2000000 ) N ;
    - BUMP_6_5 DUMMY_BUMP + FIXED ( 2800000 2400000 ) N ;
    - BUMP_6_6 DUMMY_BUMP + FIXED ( 2800000 2800000 ) N ;
    - BUMP_6_7 DUMMY_BUMP + FIXED ( 2800000 3200000 ) N ;
    - BUMP_6_8 DUMMY_BUMP + FIXED ( 2800000 3600000 ) N ;
    - BUMP_6_9 DUMMY_BUMP + FIXED ( 2800000 4000000 ) N ;
    - BUMP_7_0 DUMMY_BUMP + FIXED ( 3200000 400000 ) N ;
    - BUMP_7_1 DUMMY_BUMP + FIXED ( 3200000 800000 ) N ;
    - BUMP_7_10 DUMMY_BUMP + FIXED ( 3200000 4400000 ) N ;
    - BUMP_7_11 DUMMY_BUMP + FIXED ( 3200000 4800000 ) N ;
    - BUMP_7_12 DUMMY_BUMP + FIXED ( 3200000 5200000 ) N ;
    - BUMP_7_13 DUMMY_BUMP + FIXED ( 3200000 5600000 ) N ;
    - BUMP_7_2 DUMMY_BUMP + FIXED ( 3200000 1200000 ) N ;
    - BUMP_7_3 DUMMY_BUMP + FIXED ( 3200000 1600000 ) N ;
    - BUMP_7_4 DUMMY_BUMP + FIXED ( 3200000 2000000 ) N ;
    - BUMP_7_5 DUMMY_BUMP + FIXED ( 3200000 2400000 ) N ;
    - BUMP_7_6 DUMMY_BUMP + FIXED ( 3200000 2800000 ) N ;
    - BUMP_7_7 DUMMY_BUMP + FIXED ( 3200000 3200000 ) N ;
    - BUMP_7_8 DUMMY_BUMP + FIXED ( 3200000 3600000 ) N ;
    - BUMP_7_9 DUMMY_BUMP + FIXED ( 3200000 4000000 ) N ;
    - BUMP_8_0 DUMMY_BUMP + FIXED ( 3600000 400000 ) N ;
    - BUMP_8_1 DUMMY_BUMP + FIXED ( 3600000 800000 ) N ;
    - BUMP_8_10 DUMMY_BUMP + FIXED ( 3600000 4400000 ) N ;
    - BUMP_8_11 DUMMY_BUMP + FIXED ( 3600000 4800000 ) N ;
    - BUMP_8_12 DUMMY_BUMP + FIXED ( 3600000 5200000 ) N ;
    - BUMP_8_13 DUMMY_BUMP + FIXED ( 3600000 5600000 ) N ;
    - BUMP_8_2 DUMMY_BUMP + FIXED ( 3600000 1200000 ) N ;
    - BUMP_8_3 DUMMY_BUMP + FIXED ( 3600000 1600000 ) N ;
    - BUMP_8_4 DUMMY_BUMP + FIXED ( 3600000 2000000 ) N ;
    - BUMP_8_5 DUMMY_BUMP + FIXED ( 3600000 2400000 ) N ;
    - BUMP_8_6 DUMMY_BUMP + FIXED ( 3600000 2800000 ) N ;
    - BUMP_8_7 DUMMY_BUMP + FIXED ( 3600000 3200000 ) N ;
    - BUMP_8_8 DUMMY_BUMP + FIXED ( 3600000 3600000 ) N ;
    - BUMP_8_9 DUMMY_BUMP + FIXED ( 3600000 4000000 ) N ;
    - BUMP_9_0 DUMMY_BUMP + FIXED ( 4000000 400000 ) N ;
    - BUMP_9_1 DUMMY_BUMP + FIXED ( 4000000 800000 ) N ;
    - BUMP_9_10 DUMMY_BUMP + FIXED ( 4000000 4400000 ) N ;
    - BUMP_9_11 DUMMY_BUMP + FIXED ( 4000000 4800000 ) N ;
    - BUMP_9_12 DUMMY_BUMP + FIXED ( 4000000 5200000 ) N ;
    - BUMP_9_13 DUMMY_BUMP + FIXED ( 4000000 5600000 ) N ;
    - BUMP_9_2 DUMMY_BUMP + FIXED ( 4000000 1200000 ) N ;
    - BUMP_9_3 DUMMY_BUMP + FIXED ( 4000000 1600000 ) N ;
    - BUMP_9_4 DUMMY_BUMP + FIXED ( 4000000 2000000 ) N ;
    - BUMP_9_5 DUMMY_BUMP + FIXED ( 4000000 2400000 ) N ;
    - BUMP_9_6 DUMMY_BUMP + FIXED ( 4000000 2800000 ) N ;
    - BUMP_9_7 DUMMY_BUMP + FIXED ( 4000000 3200000 ) N ;
    - BUMP_9_8 DUMMY_BUMP + FIXED ( 4000000 3600000 ) N ;
    - BUMP_9_9 DUMMY_BUMP + FIXED ( 4000000 4000000 ) N ;
    - u_bsg_tag_clk_i PADCELL_SIG_H ;
    - u_bsg_tag_clk_o PADCELL_SIG_H ;
    - u_bsg_tag_data_i PADCELL_SIG_H ;
    - u_bsg_tag_data_o PADCELL_SIG_H ;
    - u_bsg_tag_en_i PADCELL_SIG_H ;
    - u_ci2_0_o PADCELL_SIG_V ;
    - u_ci2_1_o PADCELL_SIG_V ;
    - u_ci2_2_o PADCELL_SIG_V ;
    - u_ci2_3_o PADCELL_SIG_V ;
    - u_ci2_4_o PADCELL_SIG_V ;
    - u_ci2_5_o PADCELL_SIG_V ;
    - u_ci2_6_o PADCELL_SIG_V ;
    - u_ci2_7_o PADCELL_SIG_V ;
    - u_ci2_8_o PADCELL_SIG_V ;
    - u_ci2_clk_o PADCELL_SIG_V ;
    - u_ci2_tkn_i PADCELL_SIG_V ;
    - u_ci2_v_o PADCELL_SIG_V ;
    - u_ci_0_i PADCELL_SIG_H ;
    - u_ci_1_i PADCELL_SIG_H ;
    - u_ci_2_i PADCELL_SIG_H ;
    - u_ci_3_i PADCELL_SIG_H ;
    - u_ci_4_i PADCELL_SIG_H ;
    - u_ci_5_i PADCELL_SIG_H ;
    - u_ci_6_i PADCELL_SIG_H ;
    - u_ci_7_i PADCELL_SIG_H ;
    - u_ci_8_i PADCELL_SIG_H ;
    - u_ci_clk_i PADCELL_SIG_H ;
    - u_ci_tkn_o PADCELL_SIG_H ;
    - u_ci_v_i PADCELL_SIG_H ;
    - u_clk_A_i PADCELL_SIG_V ;
    - u_clk_B_i PADCELL_SIG_V ;
    - u_clk_C_i PADCELL_SIG_V ;
    - u_clk_async_reset_i PADCELL_SIG_V ;
    - u_clk_o PADCELL_SIG_V ;
    - u_co2_0_o PADCELL_SIG_H ;
    - u_co2_1_o PADCELL_SIG_H ;
    - u_co2_2_o PADCELL_SIG_H ;
    - u_co2_3_o PADCELL_SIG_H ;
    - u_co2_4_o PADCELL_SIG_H ;
    - u_co2_5_o PADCELL_SIG_H ;
    - u_co2_6_o PADCELL_SIG_H ;
    - u_co2_7_o PADCELL_SIG_H ;
    - u_co2_8_o PADCELL_SIG_H ;
    - u_co2_clk_o PADCELL_SIG_H ;
    - u_co2_tkn_i PADCELL_SIG_H ;
    - u_co2_v_o PADCELL_SIG_H ;
    - u_co_0_i PADCELL_SIG_V ;
    - u_co_1_i PADCELL_SIG_V ;
    - u_co_2_i PADCELL_SIG_V ;
    - u_co_3_i PADCELL_SIG_V ;
    - u_co_4_i PADCELL_SIG_V ;
    - u_co_5_i PADCELL_SIG_V ;
    - u_co_6_i PADCELL_SIG_V ;
    - u_co_7_i PADCELL_SIG_V ;
    - u_co_8_i PADCELL_SIG_V ;
    - u_co_clk_i PADCELL_SIG_V ;
    - u_co_tkn_o PADCELL_SIG_V ;
    - u_co_v_i PADCELL_SIG_V ;
    - u_core_async_reset_i PADCELL_SIG_V ;
    - u_ddr_addr_0_o PADCELL_SIG_V ;
    - u_ddr_addr_10_o PADCELL_SIG_V ;
    - u_ddr_addr_11_o PADCELL_SIG_V ;
    - u_ddr_addr_12_o PADCELL_SIG_V ;
    - u_ddr_addr_13_o PADCELL_SIG_V ;
    - u_ddr_addr_14_o PADCELL_SIG_V ;
    - u_ddr_addr_15_o PADCELL_SIG_V ;
    - u_ddr_addr_1_o PADCELL_SIG_V ;
    - u_ddr_addr_2_o PADCELL_SIG_V ;
    - u_ddr_addr_3_o PADCELL_SIG_V ;
    - u_ddr_addr_4_o PADCELL_SIG_V ;
    - u_ddr_addr_5_o PADCELL_SIG_V ;
    - u_ddr_addr_6_o PADCELL_SIG_V ;
    - u_ddr_addr_7_o PADCELL_SIG_V ;
    - u_ddr_addr_8_o PADCELL_SIG_V ;
    - u_ddr_addr_9_o PADCELL_SIG_V ;
    - u_ddr_ba_0_o PADCELL_SIG_V ;
    - u_ddr_ba_1_o PADCELL_SIG_V ;
    - u_ddr_ba_2_o PADCELL_SIG_V ;
    - u_ddr_cas_n_o PADCELL_SIG_V ;
    - u_ddr_ck_n_o PADCELL_SIG_V ;
    - u_ddr_ck_p_o PADCELL_SIG_V ;
    - u_ddr_cke_o PADCELL_SIG_V ;
    - u_ddr_cs_n_o PADCELL_SIG_V ;
    - u_ddr_dm_0_o PADCELL_SIG_H ;
    - u_ddr_dm_1_o PADCELL_SIG_V ;
    - u_ddr_dm_2_o PADCELL_SIG_V ;
    - u_ddr_dm_3_o PADCELL_SIG_H ;
    - u_ddr_dq_0_io PADCELL_SIG_H ;
    - u_ddr_dq_10_io PADCELL_SIG_H ;
    - u_ddr_dq_11_io PADCELL_SIG_H ;
    - u_ddr_dq_12_io PADCELL_SIG_H ;
    - u_ddr_dq_13_io PADCELL_SIG_H ;
    - u_ddr_dq_14_io PADCELL_SIG_H ;
    - u_ddr_dq_15_io PADCELL_SIG_H ;
    - u_ddr_dq_16_io PADCELL_SIG_H ;
    - u_ddr_dq_17_io PADCELL_SIG_H ;
    - u_ddr_dq_18_io PADCELL_SIG_H ;
    - u_ddr_dq_19_io PADCELL_SIG_H ;
    - u_ddr_dq_1_io PADCELL_SIG_H ;
    - u_ddr_dq_20_io PADCELL_SIG_H ;
    - u_ddr_dq_21_io PADCELL_SIG_H ;
    - u_ddr_dq_22_io PADCELL_SIG_H ;
    - u_ddr_dq_23_io PADCELL_SIG_H ;
    - u_ddr_dq_24_io PADCELL_SIG_H ;
    - u_ddr_dq_25_io PADCELL_SIG_H ;
    - u_ddr_dq_26_io PADCELL_SIG_H ;
    - u_ddr_dq_27_io PADCELL_SIG_H ;
    - u_ddr_dq_28_io PADCELL_SIG_H ;
    - u_ddr_dq_29_io PADCELL_SIG_H ;
    - u_ddr_dq_2_io PADCELL_SIG_H ;
    - u_ddr_dq_30_io PADCELL_SIG_H ;
    - u_ddr_dq_31_io PADCELL_SIG_H ;
    - u_ddr_dq_3_io PADCELL_SIG_H ;
    - u_ddr_dq_4_io PADCELL_SIG_H ;
    - u_ddr_dq_5_io PADCELL_SIG_H ;
    - u_ddr_dq_6_io PADCELL_SIG_H ;
    - u_ddr_dq_7_io PADCELL_SIG_H ;
    - u_ddr_dq_8_io PADCELL_SIG_H ;
    - u_ddr_dq_9_io PADCELL_SIG_H ;
    - u_ddr_dqs_n_0_io PADCELL_SIG_H ;
    - u_ddr_dqs_n_1_io PADCELL_SIG_V ;
    - u_ddr_dqs_n_2_io PADCELL_SIG_V ;
    - u_ddr_dqs_n_3_io PADCELL_SIG_H ;
    - u_ddr_dqs_p_0_io PADCELL_SIG_H ;
    - u_ddr_dqs_p_1_io PADCELL_SIG_V ;
    - u_ddr_dqs_p_2_io PADCELL_SIG_V ;
    - u_ddr_dqs_p_3_io PADCELL_SIG_H ;
    - u_ddr_odt_o PADCELL_SIG_V ;
    - u_ddr_ras_n_o PADCELL_SIG_V ;
    - u_ddr_reset_n_o PADCELL_SIG_V ;
    - u_ddr_we_n_o PADCELL_SIG_V ;
    - u_misc_o PADCELL_SIG_V ;
    - u_sel_0_i PADCELL_SIG_V ;
    - u_sel_1_i PADCELL_SIG_V ;
    - u_sel_2_i PADCELL_SIG_V ;
    - u_v18_1 PADCELL_VDDIO_V ;
    - u_v18_10 PADCELL_VDDIO_H ;
    - u_v18_11 PADCELL_VDDIO_H ;
    - u_v18_12 PADCELL_VDDIO_H ;
    - u_v18_13 PADCELL_VDDIO_H ;
    - u_v18_14 PADCELL_VDDIO_H ;
    - u_v18_15 PADCELL_VDDIO_H ;
    - u_v18_16 PADCELL_VDDIO_H ;
    - u_v18_17 PADCELL_VDDIO_V ;
    - u_v18_18 PADCELL_VDDIO_V ;
    - u_v18_19 PADCELL_VDDIO_V ;
    - u_v18_2 PADCELL_VDDIO_V ;
    - u_v18_20 PADCELL_VDDIO_V ;
    - u_v18_21 PADCELL_VDDIO_V ;
    - u_v18_22 PADCELL_VDDIO_V ;
    - u_v18_23 PADCELL_VDDIO_V ;
    - u_v18_24 PADCELL_VDDIO_V ;
    - u_v18_25 PADCELL_VDDIO_H ;
    - u_v18_26 PADCELL_VDDIO_H ;
    - u_v18_27 PADCELL_VDDIO_H ;
    - u_v18_28 PADCELL_VDDIO_H ;
    - u_v18_29 PADCELL_VDDIO_H ;
    - u_v18_3 PADCELL_VDDIO_V ;
    - u_v18_30 PADCELL_VDDIO_H ;
    - u_v18_31 PADCELL_VDDIO_H ;
    - u_v18_32 PADCELL_VDDIO_H ;
    - u_v18_4 PADCELL_VDDIO_V ;
    - u_v18_5 PADCELL_VDDIO_V ;
    - u_v18_6 PADCELL_VDDIO_V ;
    - u_v18_7 PADCELL_VDDIO_V ;
    - u_v18_8 PADCELL_VDDIO_V ;
    - u_v18_9 PADCELL_VDDIO_H ;
    - u_vdd_1 PADCELL_VDD_V ;
    - u_vdd_10 PADCELL_VDD_H ;
    - u_vdd_11 PADCELL_VDD_H ;
    - u_vdd_12 PADCELL_VDD_H ;
    - u_vdd_13 PADCELL_VDD_H ;
    - u_vdd_14 PADCELL_VDD_H ;
    - u_vdd_15 PADCELL_VDD_H ;
    - u_vdd_16 PADCELL_VDD_H ;
    - u_vdd_17 PADCELL_VDD_V ;
    - u_vdd_18 PADCELL_VDD_V ;
    - u_vdd_19 PADCELL_VDD_V ;
    - u_vdd_2 PADCELL_VDD_V ;
    - u_vdd_20 PADCELL_VDD_V ;
    - u_vdd_21 PADCELL_VDD_V ;
    - u_vdd_22 PADCELL_VDD_V ;
    - u_vdd_23 PADCELL_VDD_V ;
    - u_vdd_24 PADCELL_VDD_V ;
    - u_vdd_25 PADCELL_VDD_H ;
    - u_vdd_26 PADCELL_VDD_H ;
    - u_vdd_27 PADCELL_VDD_H ;
    - u_vdd_28 PADCELL_VDD_H ;
    - u_vdd_29 PADCELL_VDD_H ;
    - u_vdd_3 PADCELL_VDD_V ;
    - u_vdd_30 PADCELL_VDD_H ;
    - u_vdd_31 PADCELL_VDD_H ;
    - u_vdd_32 PADCELL_VDD_H ;
    - u_vdd_4 PADCELL_VDD_V ;
    - u_vdd_5 PADCELL_VDD_V ;
    - u_vdd_6 PADCELL_VDD_V ;
    - u_vdd_7 PADCELL_VDD_V ;
    - u_vdd_8 PADCELL_VDD_H ;
    - u_vdd_9 PADCELL_VDD_H ;
    - u_vdd_pll PADCELL_VDD_V ;
    - u_vss_0 PADCELL_VSS_V ;
    - u_vss_1 PADCELL_VSS_V ;
    - u_vss_10 PADCELL_VSS_H ;
    - u_vss_11 PADCELL_VSS_H ;
    - u_vss_12 PADCELL_VSS_H ;
    - u_vss_13 PADCELL_VSS_H ;
    - u_vss_14 PADCELL_VSS_H ;
    - u_vss_15 PADCELL_VSS_H ;
    - u_vss_16 PADCELL_VSS_H ;
    - u_vss_17 PADCELL_VSS_V ;
    - u_vss_18 PADCELL_VSS_V ;
    - u_vss_19 PADCELL_VSS_V ;
    - u_vss_2 PADCELL_VSS_V ;
    - u_vss_20 PADCELL_VSS_V ;
    - u_vss_21 PADCELL_VSS_V ;
    - u_vss_22 PADCELL_VSS_V ;
    - u_vss_23 PADCELL_VSS_V ;
    - u_vss_24 PADCELL_VSS_V ;
    - u_vss_25 PADCELL_VSS_H ;
    - u_vss_26 PADCELL_VSS_H ;
    - u_vss_27 PADCELL_VSS_H ;
    - u_vss_28 PADCELL_VSS_H ;
    - u_vss_29 PADCELL_VSS_H ;
    - u_vss_3 PADCELL_VSS_V ;
    - u_vss_30 PADCELL_VSS_H ;
    - u_vss_31 PADCELL_VSS_H ;
    - u_vss_32 PADCELL_VSS_H ;
    - u_vss_4 PADCELL_VSS_V ;
    - u_vss_5 PADCELL_VSS_V ;
    - u_vss_6 PADCELL_VSS_V ;
    - u_vss_7 PADCELL_VSS_V ;
    - u_vss_8 PADCELL_VSS_H ;
    - u_vss_9 PADCELL_VSS_H ;
    - u_vss_pll PADCELL_VSS_V ;
    - u_vzz_0 PADCELL_VSSIO_V ;
    - u_vzz_1 PADCELL_VSSIO_V ;
    - u_vzz_10 PADCELL_VSSIO_H ;
    - u_vzz_11 PADCELL_VSSIO_H ;
    - u_vzz_12 PADCELL_VSSIO_H ;
    - u_vzz_13 PADCELL_VSSIO_H ;
    - u_vzz_14 PADCELL_VSSIO_H ;
    - u_vzz_15 PADCELL_VSSIO_H ;
    - u_vzz_16 PADCELL_VSSIO_H ;
    - u_vzz_17 PADCELL_VSSIO_V ;
    - u_vzz_18 PADCELL_VSSIO_V ;
    - u_vzz_19 PADCELL_VSSIO_V ;
    - u_vzz_2 PADCELL_VSSIO_V ;
    - u_vzz_20 PADCELL_VSSIO_V ;
    - u_vzz_21 PADCELL_VSSIO_V ;
    - u_vzz_22 PADCELL_VSSIO_V ;
    - u_vzz_23 PADCELL_VSSIO_V ;
    - u_vzz_24 PADCELL_VSSIO_V ;
    - u_vzz_25 PADCELL_VSSIO_H ;
    - u_vzz_26 PADCELL_VSSIO_H ;
    - u_vzz_27 PADCELL_VSSIO_H ;
    - u_vzz_28 PADCELL_VSSIO_H ;
    - u_vzz_29 PADCELL_VSSIO_H ;
    - u_vzz_3 PADCELL_VSSIO_V ;
    - u_vzz_30 PADCELL_VSSIO_H ;
    - u_vzz_31 PADCELL_VSSIO_H ;
    - u_vzz_32 PADCELL_VSSIO_H ;
    - u_vzz_4 PADCELL_VSSIO_V ;
    - u_vzz_5 PADCELL_VSSIO_V ;
    - u_vzz_6 PADCELL_VSSIO_V ;
    - u_vzz_7 PADCELL_VSSIO_V ;
    - u_vzz_8 PADCELL_VSSIO_V ;
    - u_vzz_9 PADCELL_VSSIO_H ;
END COMPONENTS
PINS 135 ;
    - p_bsg_tag_clk_i + NET p_bsg_tag_clk_i + DIRECTION INPUT + USE SIGNAL ;
    - p_bsg_tag_clk_o + NET p_bsg_tag_clk_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_bsg_tag_data_i + NET p_bsg_tag_data_i + DIRECTION INPUT + USE SIGNAL ;
    - p_bsg_tag_data_o + NET p_bsg_tag_data_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_bsg_tag_en_i + NET p_bsg_tag_en_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci2_0_o + NET p_ci2_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_1_o + NET p_ci2_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_2_o + NET p_ci2_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_3_o + NET p_ci2_3_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_4_o + NET p_ci2_4_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_5_o + NET p_ci2_5_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_6_o + NET p_ci2_6_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_7_o + NET p_ci2_7_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_8_o + NET p_ci2_8_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_clk_o + NET p_ci2_clk_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_tkn_i + NET p_ci2_tkn_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci2_v_o + NET p_ci2_v_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci_0_i + NET p_ci_0_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_1_i + NET p_ci_1_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_2_i + NET p_ci_2_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_3_i + NET p_ci_3_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_4_i + NET p_ci_4_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_5_i + NET p_ci_5_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_6_i + NET p_ci_6_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_7_i + NET p_ci_7_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_8_i + NET p_ci_8_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_clk_i + NET p_ci_clk_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_tkn_o + NET p_ci_tkn_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci_v_i + NET p_ci_v_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_A_i + NET p_clk_A_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_B_i + NET p_clk_B_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_C_i + NET p_clk_C_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_async_reset_i + NET p_clk_async_reset_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_o + NET p_clk_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_0_o + NET p_co2_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_1_o + NET p_co2_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_2_o + NET p_co2_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_3_o + NET p_co2_3_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_4_o + NET p_co2_4_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_5_o + NET p_co2_5_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_6_o + NET p_co2_6_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_7_o + NET p_co2_7_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_8_o + NET p_co2_8_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_clk_o + NET p_co2_clk_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_tkn_i + NET p_co2_tkn_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co2_v_o + NET p_co2_v_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co_0_i + NET p_co_0_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_1_i + NET p_co_1_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_2_i + NET p_co_2_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_3_i + NET p_co_3_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_4_i + NET p_co_4_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_5_i + NET p_co_5_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_6_i + NET p_co_6_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_7_i + NET p_co_7_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_8_i + NET p_co_8_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_clk_i + NET p_co_clk_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_tkn_o + NET p_co_tkn_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co_v_i + NET p_co_v_i + DIRECTION INPUT + USE SIGNAL ;
    - p_core_async_reset_i + NET p_core_async_reset_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ddr_addr_0_o + NET p_ddr_addr_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_10_o + NET p_ddr_addr_10_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_11_o + NET p_ddr_addr_11_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_12_o + NET p_ddr_addr_12_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_13_o + NET p_ddr_addr_13_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_14_o + NET p_ddr_addr_14_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_15_o + NET p_ddr_addr_15_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_1_o + NET p_ddr_addr_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_2_o + NET p_ddr_addr_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_3_o + NET p_ddr_addr_3_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_4_o + NET p_ddr_addr_4_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_5_o + NET p_ddr_addr_5_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_6_o + NET p_ddr_addr_6_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_7_o + NET p_ddr_addr_7_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_8_o + NET p_ddr_addr_8_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_9_o + NET p_ddr_addr_9_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ba_0_o + NET p_ddr_ba_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ba_1_o + NET p_ddr_ba_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ba_2_o + NET p_ddr_ba_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_cas_n_o + NET p_ddr_cas_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ck_n_o + NET p_ddr_ck_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ck_p_o + NET p_ddr_ck_p_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_cke_o + NET p_ddr_cke_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_cs_n_o + NET p_ddr_cs_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dm_0_o + NET p_ddr_dm_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dm_1_o + NET p_ddr_dm_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dm_2_o + NET p_ddr_dm_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dm_3_o + NET p_ddr_dm_3_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dq_0_io + NET p_ddr_dq_0_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_10_io + NET p_ddr_dq_10_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_11_io + NET p_ddr_dq_11_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_12_io + NET p_ddr_dq_12_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_13_io + NET p_ddr_dq_13_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_14_io + NET p_ddr_dq_14_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_15_io + NET p_ddr_dq_15_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_16_io + NET p_ddr_dq_16_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_17_io + NET p_ddr_dq_17_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_18_io + NET p_ddr_dq_18_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_19_io + NET p_ddr_dq_19_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_1_io + NET p_ddr_dq_1_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_20_io + NET p_ddr_dq_20_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_21_io + NET p_ddr_dq_21_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_22_io + NET p_ddr_dq_22_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_23_io + NET p_ddr_dq_23_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_24_io + NET p_ddr_dq_24_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_25_io + NET p_ddr_dq_25_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_26_io + NET p_ddr_dq_26_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_27_io + NET p_ddr_dq_27_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_28_io + NET p_ddr_dq_28_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_29_io + NET p_ddr_dq_29_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_2_io + NET p_ddr_dq_2_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_30_io + NET p_ddr_dq_30_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_31_io + NET p_ddr_dq_31_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_3_io + NET p_ddr_dq_3_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_4_io + NET p_ddr_dq_4_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_5_io + NET p_ddr_dq_5_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_6_io + NET p_ddr_dq_6_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_7_io + NET p_ddr_dq_7_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_8_io + NET p_ddr_dq_8_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_9_io + NET p_ddr_dq_9_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_n_0_io + NET p_ddr_dqs_n_0_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_n_1_io + NET p_ddr_dqs_n_1_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_n_2_io + NET p_ddr_dqs_n_2_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_n_3_io + NET p_ddr_dqs_n_3_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_p_0_io + NET p_ddr_dqs_p_0_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_p_1_io + NET p_ddr_dqs_p_1_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_p_2_io + NET p_ddr_dqs_p_2_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_p_3_io + NET p_ddr_dqs_p_3_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_odt_o + NET p_ddr_odt_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ras_n_o + NET p_ddr_ras_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_reset_n_o + NET p_ddr_reset_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_we_n_o + NET p_ddr_we_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_misc_o + NET p_misc_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_sel_0_i + NET p_sel_0_i + DIRECTION INPUT + USE SIGNAL ;
    - p_sel_1_i + NET p_sel_1_i + DIRECTION INPUT + USE SIGNAL ;
    - p_sel_2_i + NET p_sel_2_i + DIRECTION INPUT + USE SIGNAL ;
END PINS
NETS 350 ;
    - core_bsg_tag_clk_i ( u_bsg_tag_clk_i Y ) + USE SIGNAL ;
    - core_bsg_tag_clk_o ( u_bsg_tag_clk_o A ) + USE SIGNAL ;
    - core_bsg_tag_data_i ( u_bsg_tag_data_i Y ) + USE SIGNAL ;
    - core_bsg_tag_data_o ( u_bsg_tag_data_o A ) + USE SIGNAL ;
    - core_bsg_tag_en_i ( u_bsg_tag_en_i Y ) + USE SIGNAL ;
    - core_ci2_0_o ( u_ci2_0_o A ) + USE SIGNAL ;
    - core_ci2_1_o ( u_ci2_1_o A ) + USE SIGNAL ;
    - core_ci2_2_o ( u_ci2_2_o A ) + USE SIGNAL ;
    - core_ci2_3_o ( u_ci2_3_o A ) + USE SIGNAL ;
    - core_ci2_4_o ( u_ci2_4_o A ) + USE SIGNAL ;
    - core_ci2_5_o ( u_ci2_5_o A ) + USE SIGNAL ;
    - core_ci2_6_o ( u_ci2_6_o A ) + USE SIGNAL ;
    - core_ci2_7_o ( u_ci2_7_o A ) + USE SIGNAL ;
    - core_ci2_8_o ( u_ci2_8_o A ) + USE SIGNAL ;
    - core_ci2_clk_o ( u_ci2_clk_o A ) + USE SIGNAL ;
    - core_ci2_tkn_i ( u_ci2_tkn_i Y ) + USE SIGNAL ;
    - core_ci2_v_o ( u_ci2_v_o A ) + USE SIGNAL ;
    - core_ci_0_i ( u_ci_0_i Y ) + USE SIGNAL ;
    - core_ci_1_i ( u_ci_1_i Y ) + USE SIGNAL ;
    - core_ci_2_i ( u_ci_2_i Y ) + USE SIGNAL ;
    - core_ci_3_i ( u_ci_3_i Y ) + USE SIGNAL ;
    - core_ci_4_i ( u_ci_4_i Y ) + USE SIGNAL ;
    - core_ci_5_i ( u_ci_5_i Y ) + USE SIGNAL ;
    - core_ci_6_i ( u_ci_6_i Y ) + USE SIGNAL ;
    - core_ci_7_i ( u_ci_7_i Y ) + USE SIGNAL ;
    - core_ci_8_i ( u_ci_8_i Y ) + USE SIGNAL ;
    - core_ci_clk_i ( u_ci_clk_i Y ) + USE SIGNAL ;
    - core_ci_tkn_o ( u_ci_tkn_o A ) + USE SIGNAL ;
    - core_ci_v_i ( u_ci_v_i Y ) + USE SIGNAL ;
    - core_clk_A_i ( u_clk_A_i Y ) + USE SIGNAL ;
    - core_clk_B_i ( u_clk_B_i Y ) + USE SIGNAL ;
    - core_clk_C_i ( u_clk_C_i Y ) + USE SIGNAL ;
    - core_clk_async_reset_i ( u_clk_async_reset_i Y ) + USE SIGNAL ;
    - core_clk_o ( u_clk_o A ) + USE SIGNAL ;
    - core_co2_0_o ( u_co2_0_o A ) + USE SIGNAL ;
    - core_co2_1_o ( u_co2_1_o A ) + USE SIGNAL ;
    - core_co2_2_o ( u_co2_2_o A ) + USE SIGNAL ;
    - core_co2_3_o ( u_co2_3_o A ) + USE SIGNAL ;
    - core_co2_4_o ( u_co2_4_o A ) + USE SIGNAL ;
    - core_co2_5_o ( u_co2_5_o A ) + USE SIGNAL ;
    - core_co2_6_o ( u_co2_6_o A ) + USE SIGNAL ;
    - core_co2_7_o ( u_co2_7_o A ) + USE SIGNAL ;
    - core_co2_8_o ( u_co2_8_o A ) + USE SIGNAL ;
    - core_co2_clk_o ( u_co2_clk_o A ) + USE SIGNAL ;
    - core_co2_tkn_i ( u_co2_tkn_i Y ) + USE SIGNAL ;
    - core_co2_v_o ( u_co2_v_o A ) + USE SIGNAL ;
    - core_co_0_i ( u_co_0_i Y ) + USE SIGNAL ;
    - core_co_1_i ( u_co_1_i Y ) + USE SIGNAL ;
    - core_co_2_i ( u_co_2_i Y ) + USE SIGNAL ;
    - core_co_3_i ( u_co_3_i Y ) + USE SIGNAL ;
    - core_co_4_i ( u_co_4_i Y ) + USE SIGNAL ;
    - core_co_5_i ( u_co_5_i Y ) + USE SIGNAL ;
    - core_co_6_i ( u_co_6_i Y ) + USE SIGNAL ;
    - core_co_7_i ( u_co_7_i Y ) + USE SIGNAL ;
    - core_co_8_i ( u_co_8_i Y ) + USE SIGNAL ;
    - core_co_clk_i ( u_co_clk_i Y ) + USE SIGNAL ;
    - core_co_tkn_o ( u_co_tkn_o A ) + USE SIGNAL ;
    - core_co_v_i ( u_co_v_i Y ) + USE SIGNAL ;
    - core_core_async_reset_i ( u_core_async_reset_i Y ) + USE SIGNAL ;
    - core_ddr_addr_0_o ( u_ddr_addr_0_o A ) + USE SIGNAL ;
    - core_ddr_addr_10_o ( u_ddr_addr_10_o A ) + USE SIGNAL ;
    - core_ddr_addr_11_o ( u_ddr_addr_11_o A ) + USE SIGNAL ;
    - core_ddr_addr_12_o ( u_ddr_addr_12_o A ) + USE SIGNAL ;
    - core_ddr_addr_13_o ( u_ddr_addr_13_o A ) + USE SIGNAL ;
    - core_ddr_addr_14_o ( u_ddr_addr_14_o A ) + USE SIGNAL ;
    - core_ddr_addr_15_o ( u_ddr_addr_15_o A ) + USE SIGNAL ;
    - core_ddr_addr_1_o ( u_ddr_addr_1_o A ) + USE SIGNAL ;
    - core_ddr_addr_2_o ( u_ddr_addr_2_o A ) + USE SIGNAL ;
    - core_ddr_addr_3_o ( u_ddr_addr_3_o A ) + USE SIGNAL ;
    - core_ddr_addr_4_o ( u_ddr_addr_4_o A ) + USE SIGNAL ;
    - core_ddr_addr_5_o ( u_ddr_addr_5_o A ) + USE SIGNAL ;
    - core_ddr_addr_6_o ( u_ddr_addr_6_o A ) + USE SIGNAL ;
    - core_ddr_addr_7_o ( u_ddr_addr_7_o A ) + USE SIGNAL ;
    - core_ddr_addr_8_o ( u_ddr_addr_8_o A ) + USE SIGNAL ;
    - core_ddr_addr_9_o ( u_ddr_addr_9_o A ) + USE SIGNAL ;
    - core_ddr_ba_0_o ( u_ddr_ba_0_o A ) + USE SIGNAL ;
    - core_ddr_ba_1_o ( u_ddr_ba_1_o A ) + USE SIGNAL ;
    - core_ddr_ba_2_o ( u_ddr_ba_2_o A ) + USE SIGNAL ;
    - core_ddr_cas_n_o ( u_ddr_cas_n_o A ) + USE SIGNAL ;
    - core_ddr_ck_n_o ( u_ddr_ck_n_o A ) + USE SIGNAL ;
    - core_ddr_ck_p_o ( u_ddr_ck_p_o A ) + USE SIGNAL ;
    - core_ddr_cke_o ( u_ddr_cke_o A ) + USE SIGNAL ;
    - core_ddr_cs_n_o ( u_ddr_cs_n_o A ) + USE SIGNAL ;
    - core_ddr_dm_0_o ( u_ddr_dm_0_o A ) + USE SIGNAL ;
    - core_ddr_dm_1_o ( u_ddr_dm_1_o A ) + USE SIGNAL ;
    - core_ddr_dm_2_o ( u_ddr_dm_2_o A ) + USE SIGNAL ;
    - core_ddr_dm_3_o ( u_ddr_dm_3_o A ) + USE SIGNAL ;
    - core_ddr_dq_0_i ( u_ddr_dq_0_io Y ) + USE SIGNAL ;
    - core_ddr_dq_0_o ( u_ddr_dq_0_io A ) + USE SIGNAL ;
    - core_ddr_dq_0_sel ( u_ddr_dq_0_io PU ) ( u_ddr_dq_0_io OE ) + USE SIGNAL ;
    - core_ddr_dq_10_i ( u_ddr_dq_10_io Y ) + USE SIGNAL ;
    - core_ddr_dq_10_o ( u_ddr_dq_10_io A ) + USE SIGNAL ;
    - core_ddr_dq_10_sel ( u_ddr_dq_10_io PU ) ( u_ddr_dq_10_io OE ) + USE SIGNAL ;
    - core_ddr_dq_11_i ( u_ddr_dq_11_io Y ) + USE SIGNAL ;
    - core_ddr_dq_11_o ( u_ddr_dq_11_io A ) + USE SIGNAL ;
    - core_ddr_dq_11_sel ( u_ddr_dq_11_io PU ) ( u_ddr_dq_11_io OE ) + USE SIGNAL ;
    - core_ddr_dq_12_i ( u_ddr_dq_12_io Y ) + USE SIGNAL ;
    - core_ddr_dq_12_o ( u_ddr_dq_12_io A ) + USE SIGNAL ;
    - core_ddr_dq_12_sel ( u_ddr_dq_12_io PU ) ( u_ddr_dq_12_io OE ) + USE SIGNAL ;
    - core_ddr_dq_13_i ( u_ddr_dq_13_io Y ) + USE SIGNAL ;
    - core_ddr_dq_13_o ( u_ddr_dq_13_io A ) + USE SIGNAL ;
    - core_ddr_dq_13_sel ( u_ddr_dq_13_io PU ) ( u_ddr_dq_13_io OE ) + USE SIGNAL ;
    - core_ddr_dq_14_i ( u_ddr_dq_14_io Y ) + USE SIGNAL ;
    - core_ddr_dq_14_o ( u_ddr_dq_14_io A ) + USE SIGNAL ;
    - core_ddr_dq_14_sel ( u_ddr_dq_14_io PU ) ( u_ddr_dq_14_io OE ) + USE SIGNAL ;
    - core_ddr_dq_15_i ( u_ddr_dq_15_io Y ) + USE SIGNAL ;
    - core_ddr_dq_15_o ( u_ddr_dq_15_io A ) + USE SIGNAL ;
    - core_ddr_dq_15_sel ( u_ddr_dq_15_io PU ) ( u_ddr_dq_15_io OE ) + USE SIGNAL ;
    - core_ddr_dq_16_i ( u_ddr_dq_16_io Y ) + USE SIGNAL ;
    - core_ddr_dq_16_o ( u_ddr_dq_16_io A ) + USE SIGNAL ;
    - core_ddr_dq_16_sel ( u_ddr_dq_16_io PU ) ( u_ddr_dq_16_io OE ) + USE SIGNAL ;
    - core_ddr_dq_17_i ( u_ddr_dq_17_io Y ) + USE SIGNAL ;
    - core_ddr_dq_17_o ( u_ddr_dq_17_io A ) + USE SIGNAL ;
    - core_ddr_dq_17_sel ( u_ddr_dq_17_io PU ) ( u_ddr_dq_17_io OE ) + USE SIGNAL ;
    - core_ddr_dq_18_i ( u_ddr_dq_18_io Y ) + USE SIGNAL ;
    - core_ddr_dq_18_o ( u_ddr_dq_18_io A ) + USE SIGNAL ;
    - core_ddr_dq_18_sel ( u_ddr_dq_18_io PU ) ( u_ddr_dq_18_io OE ) + USE SIGNAL ;
    - core_ddr_dq_19_i ( u_ddr_dq_19_io Y ) + USE SIGNAL ;
    - core_ddr_dq_19_o ( u_ddr_dq_19_io A ) + USE SIGNAL ;
    - core_ddr_dq_19_sel ( u_ddr_dq_19_io PU ) ( u_ddr_dq_19_io OE ) + USE SIGNAL ;
    - core_ddr_dq_1_i ( u_ddr_dq_1_io Y ) + USE SIGNAL ;
    - core_ddr_dq_1_o ( u_ddr_dq_1_io A ) + USE SIGNAL ;
    - core_ddr_dq_1_sel ( u_ddr_dq_1_io PU ) ( u_ddr_dq_1_io OE ) + USE SIGNAL ;
    - core_ddr_dq_20_i ( u_ddr_dq_20_io Y ) + USE SIGNAL ;
    - core_ddr_dq_20_o ( u_ddr_dq_20_io A ) + USE SIGNAL ;
    - core_ddr_dq_20_sel ( u_ddr_dq_20_io PU ) ( u_ddr_dq_20_io OE ) + USE SIGNAL ;
    - core_ddr_dq_21_i ( u_ddr_dq_21_io Y ) + USE SIGNAL ;
    - core_ddr_dq_21_o ( u_ddr_dq_21_io A ) + USE SIGNAL ;
    - core_ddr_dq_21_sel ( u_ddr_dq_21_io PU ) ( u_ddr_dq_21_io OE ) + USE SIGNAL ;
    - core_ddr_dq_22_i ( u_ddr_dq_22_io Y ) + USE SIGNAL ;
    - core_ddr_dq_22_o ( u_ddr_dq_22_io A ) + USE SIGNAL ;
    - core_ddr_dq_22_sel ( u_ddr_dq_22_io PU ) ( u_ddr_dq_22_io OE ) + USE SIGNAL ;
    - core_ddr_dq_23_i ( u_ddr_dq_23_io Y ) + USE SIGNAL ;
    - core_ddr_dq_23_o ( u_ddr_dq_23_io A ) + USE SIGNAL ;
    - core_ddr_dq_23_sel ( u_ddr_dq_23_io PU ) ( u_ddr_dq_23_io OE ) + USE SIGNAL ;
    - core_ddr_dq_24_i ( u_ddr_dq_24_io Y ) + USE SIGNAL ;
    - core_ddr_dq_24_o ( u_ddr_dq_24_io A ) + USE SIGNAL ;
    - core_ddr_dq_24_sel ( u_ddr_dq_24_io PU ) ( u_ddr_dq_24_io OE ) + USE SIGNAL ;
    - core_ddr_dq_25_i ( u_ddr_dq_25_io Y ) + USE SIGNAL ;
    - core_ddr_dq_25_o ( u_ddr_dq_25_io A ) + USE SIGNAL ;
    - core_ddr_dq_25_sel ( u_ddr_dq_25_io PU ) ( u_ddr_dq_25_io OE ) + USE SIGNAL ;
    - core_ddr_dq_26_i ( u_ddr_dq_26_io Y ) + USE SIGNAL ;
    - core_ddr_dq_26_o ( u_ddr_dq_26_io A ) + USE SIGNAL ;
    - core_ddr_dq_26_sel ( u_ddr_dq_26_io PU ) ( u_ddr_dq_26_io OE ) + USE SIGNAL ;
    - core_ddr_dq_27_i ( u_ddr_dq_27_io Y ) + USE SIGNAL ;
    - core_ddr_dq_27_o ( u_ddr_dq_27_io A ) + USE SIGNAL ;
    - core_ddr_dq_27_sel ( u_ddr_dq_27_io PU ) ( u_ddr_dq_27_io OE ) + USE SIGNAL ;
    - core_ddr_dq_28_i ( u_ddr_dq_28_io Y ) + USE SIGNAL ;
    - core_ddr_dq_28_o ( u_ddr_dq_28_io A ) + USE SIGNAL ;
    - core_ddr_dq_28_sel ( u_ddr_dq_28_io PU ) ( u_ddr_dq_28_io OE ) + USE SIGNAL ;
    - core_ddr_dq_29_i ( u_ddr_dq_29_io Y ) + USE SIGNAL ;
    - core_ddr_dq_29_o ( u_ddr_dq_29_io A ) + USE SIGNAL ;
    - core_ddr_dq_29_sel ( u_ddr_dq_29_io PU ) ( u_ddr_dq_29_io OE ) + USE SIGNAL ;
    - core_ddr_dq_2_i ( u_ddr_dq_2_io Y ) + USE SIGNAL ;
    - core_ddr_dq_2_o ( u_ddr_dq_2_io A ) + USE SIGNAL ;
    - core_ddr_dq_2_sel ( u_ddr_dq_2_io PU ) ( u_ddr_dq_2_io OE ) + USE SIGNAL ;
    - core_ddr_dq_30_i ( u_ddr_dq_30_io Y ) + USE SIGNAL ;
    - core_ddr_dq_30_o ( u_ddr_dq_30_io A ) + USE SIGNAL ;
    - core_ddr_dq_30_sel ( u_ddr_dq_30_io PU ) ( u_ddr_dq_30_io OE ) + USE SIGNAL ;
    - core_ddr_dq_31_i ( u_ddr_dq_31_io Y ) + USE SIGNAL ;
    - core_ddr_dq_31_o ( u_ddr_dq_31_io A ) + USE SIGNAL ;
    - core_ddr_dq_31_sel ( u_ddr_dq_31_io PU ) ( u_ddr_dq_31_io OE ) + USE SIGNAL ;
    - core_ddr_dq_3_i ( u_ddr_dq_3_io Y ) + USE SIGNAL ;
    - core_ddr_dq_3_o ( u_ddr_dq_3_io A ) + USE SIGNAL ;
    - core_ddr_dq_3_sel ( u_ddr_dq_3_io PU ) ( u_ddr_dq_3_io OE ) + USE SIGNAL ;
    - core_ddr_dq_4_i ( u_ddr_dq_4_io Y ) + USE SIGNAL ;
    - core_ddr_dq_4_o ( u_ddr_dq_4_io A ) + USE SIGNAL ;
    - core_ddr_dq_4_sel ( u_ddr_dq_4_io PU ) ( u_ddr_dq_4_io OE ) + USE SIGNAL ;
    - core_ddr_dq_5_i ( u_ddr_dq_5_io Y ) + USE SIGNAL ;
    - core_ddr_dq_5_o ( u_ddr_dq_5_io A ) + USE SIGNAL ;
    - core_ddr_dq_5_sel ( u_ddr_dq_5_io PU ) ( u_ddr_dq_5_io OE ) + USE SIGNAL ;
    - core_ddr_dq_6_i ( u_ddr_dq_6_io Y ) + USE SIGNAL ;
    - core_ddr_dq_6_o ( u_ddr_dq_6_io A ) + USE SIGNAL ;
    - core_ddr_dq_6_sel ( u_ddr_dq_6_io PU ) ( u_ddr_dq_6_io OE ) + USE SIGNAL ;
    - core_ddr_dq_7_i ( u_ddr_dq_7_io Y ) + USE SIGNAL ;
    - core_ddr_dq_7_o ( u_ddr_dq_7_io A ) + USE SIGNAL ;
    - core_ddr_dq_7_sel ( u_ddr_dq_7_io PU ) ( u_ddr_dq_7_io OE ) + USE SIGNAL ;
    - core_ddr_dq_8_i ( u_ddr_dq_8_io Y ) + USE SIGNAL ;
    - core_ddr_dq_8_o ( u_ddr_dq_8_io A ) + USE SIGNAL ;
    - core_ddr_dq_8_sel ( u_ddr_dq_8_io PU ) ( u_ddr_dq_8_io OE ) + USE SIGNAL ;
    - core_ddr_dq_9_i ( u_ddr_dq_9_io Y ) + USE SIGNAL ;
    - core_ddr_dq_9_o ( u_ddr_dq_9_io A ) + USE SIGNAL ;
    - core_ddr_dq_9_sel ( u_ddr_dq_9_io PU ) ( u_ddr_dq_9_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_0_i ( u_ddr_dqs_n_0_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_0_o ( u_ddr_dqs_n_0_io A ) + USE SIGNAL ;
    - core_ddr_dqs_n_0_sel ( u_ddr_dqs_n_0_io PU ) ( u_ddr_dqs_n_0_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_1_i ( u_ddr_dqs_n_1_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_1_o ( u_ddr_dqs_n_1_io A ) + USE SIGNAL ;
    - core_ddr_dqs_n_1_sel ( u_ddr_dqs_n_1_io PU ) ( u_ddr_dqs_n_1_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_2_i ( u_ddr_dqs_n_2_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_2_o ( u_ddr_dqs_n_2_io A ) + USE SIGNAL ;
    - core_ddr_dqs_n_2_sel ( u_ddr_dqs_n_2_io PU ) ( u_ddr_dqs_n_2_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_3_i ( u_ddr_dqs_n_3_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_3_o ( u_ddr_dqs_n_3_io A ) + USE SIGNAL ;
    - core_ddr_dqs_n_3_sel ( u_ddr_dqs_n_3_io PU ) ( u_ddr_dqs_n_3_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_0_i ( u_ddr_dqs_p_0_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_0_o ( u_ddr_dqs_p_0_io A ) + USE SIGNAL ;
    - core_ddr_dqs_p_0_sel ( u_ddr_dqs_p_0_io PU ) ( u_ddr_dqs_p_0_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_1_i ( u_ddr_dqs_p_1_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_1_o ( u_ddr_dqs_p_1_io A ) + USE SIGNAL ;
    - core_ddr_dqs_p_1_sel ( u_ddr_dqs_p_1_io PU ) ( u_ddr_dqs_p_1_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_2_i ( u_ddr_dqs_p_2_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_2_o ( u_ddr_dqs_p_2_io A ) + USE SIGNAL ;
    - core_ddr_dqs_p_2_sel ( u_ddr_dqs_p_2_io PU ) ( u_ddr_dqs_p_2_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_3_i ( u_ddr_dqs_p_3_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_3_o ( u_ddr_dqs_p_3_io A ) + USE SIGNAL ;
    - core_ddr_dqs_p_3_sel ( u_ddr_dqs_p_3_io PU ) ( u_ddr_dqs_p_3_io OE ) + USE SIGNAL ;
    - core_ddr_odt_o ( u_ddr_odt_o A ) + USE SIGNAL ;
    - core_ddr_ras_n_o ( u_ddr_ras_n_o A ) + USE SIGNAL ;
    - core_ddr_reset_n_o ( u_ddr_reset_n_o A ) + USE SIGNAL ;
    - core_ddr_we_n_o ( u_ddr_we_n_o A ) + USE SIGNAL ;
    - core_misc_o ( u_misc_o A ) + USE SIGNAL ;
    - core_sel_0_i ( u_sel_0_i Y ) + USE SIGNAL ;
    - core_sel_1_i ( u_sel_1_i Y ) + USE SIGNAL ;
    - core_sel_2_i ( u_sel_2_i Y ) + USE SIGNAL ;
    - p_bsg_tag_clk_i ( PIN p_bsg_tag_clk_i ) ( u_bsg_tag_clk_i PAD ) + USE SIGNAL ;
    - p_bsg_tag_clk_o ( PIN p_bsg_tag_clk_o ) ( u_bsg_tag_clk_o PAD ) + USE SIGNAL ;
    - p_bsg_tag_data_i ( PIN p_bsg_tag_data_i ) ( u_bsg_tag_data_i PAD ) + USE SIGNAL ;
    - p_bsg_tag_data_o ( PIN p_bsg_tag_data_o ) ( u_bsg_tag_data_o PAD ) + USE SIGNAL ;
    - p_bsg_tag_en_i ( PIN p_bsg_tag_en_i ) ( u_bsg_tag_en_i PAD ) + USE SIGNAL ;
    - p_ci2_0_o ( PIN p_ci2_0_o ) ( u_ci2_0_o PAD ) + USE SIGNAL ;
    - p_ci2_1_o ( PIN p_ci2_1_o ) ( u_ci2_1_o PAD ) + USE SIGNAL ;
    - p_ci2_2_o ( PIN p_ci2_2_o ) ( u_ci2_2_o PAD ) + USE SIGNAL ;
    - p_ci2_3_o ( PIN p_ci2_3_o ) ( u_ci2_3_o PAD ) + USE SIGNAL ;
    - p_ci2_4_o ( PIN p_ci2_4_o ) ( u_ci2_4_o PAD ) + USE SIGNAL ;
    - p_ci2_5_o ( PIN p_ci2_5_o ) ( u_ci2_5_o PAD ) + USE SIGNAL ;
    - p_ci2_6_o ( PIN p_ci2_6_o ) ( u_ci2_6_o PAD ) + USE SIGNAL ;
    - p_ci2_7_o ( PIN p_ci2_7_o ) ( u_ci2_7_o PAD ) + USE SIGNAL ;
    - p_ci2_8_o ( PIN p_ci2_8_o ) ( u_ci2_8_o PAD ) + USE SIGNAL ;
    - p_ci2_clk_o ( PIN p_ci2_clk_o ) ( u_ci2_clk_o PAD ) + USE SIGNAL ;
    - p_ci2_tkn_i ( PIN p_ci2_tkn_i ) ( u_ci2_tkn_i PAD ) + USE SIGNAL ;
    - p_ci2_v_o ( PIN p_ci2_v_o ) ( u_ci2_v_o PAD ) + USE SIGNAL ;
    - p_ci_0_i ( PIN p_ci_0_i ) ( u_ci_0_i PAD ) + USE SIGNAL ;
    - p_ci_1_i ( PIN p_ci_1_i ) ( u_ci_1_i PAD ) + USE SIGNAL ;
    - p_ci_2_i ( PIN p_ci_2_i ) ( u_ci_2_i PAD ) + USE SIGNAL ;
    - p_ci_3_i ( PIN p_ci_3_i ) ( u_ci_3_i PAD ) + USE SIGNAL ;
    - p_ci_4_i ( PIN p_ci_4_i ) ( u_ci_4_i PAD ) + USE SIGNAL ;
    - p_ci_5_i ( PIN p_ci_5_i ) ( u_ci_5_i PAD ) + USE SIGNAL ;
    - p_ci_6_i ( PIN p_ci_6_i ) ( u_ci_6_i PAD ) + USE SIGNAL ;
    - p_ci_7_i ( PIN p_ci_7_i ) ( u_ci_7_i PAD ) + USE SIGNAL ;
    - p_ci_8_i ( PIN p_ci_8_i ) ( u_ci_8_i PAD ) + USE SIGNAL ;
    - p_ci_clk_i ( PIN p_ci_clk_i ) ( u_ci_clk_i PAD ) + USE SIGNAL ;
    - p_ci_tkn_o ( PIN p_ci_tkn_o ) ( u_ci_tkn_o PAD ) + USE SIGNAL ;
    - p_ci_v_i ( PIN p_ci_v_i ) ( u_ci_v_i PAD ) + USE SIGNAL ;
    - p_clk_A_i ( PIN p_clk_A_i ) ( u_clk_A_i PAD ) + USE SIGNAL ;
    - p_clk_B_i ( PIN p_clk_B_i ) ( u_clk_B_i PAD ) + USE SIGNAL ;
    - p_clk_C_i ( PIN p_clk_C_i ) ( u_clk_C_i PAD ) + USE SIGNAL ;
    - p_clk_async_reset_i ( PIN p_clk_async_reset_i ) ( u_clk_async_reset_i PAD ) + USE SIGNAL ;
    - p_clk_o ( PIN p_clk_o ) ( u_clk_o PAD ) + USE SIGNAL ;
    - p_co2_0_o ( PIN p_co2_0_o ) ( u_co2_0_o PAD ) + USE SIGNAL ;
    - p_co2_1_o ( PIN p_co2_1_o ) ( u_co2_1_o PAD ) + USE SIGNAL ;
    - p_co2_2_o ( PIN p_co2_2_o ) ( u_co2_2_o PAD ) + USE SIGNAL ;
    - p_co2_3_o ( PIN p_co2_3_o ) ( u_co2_3_o PAD ) + USE SIGNAL ;
    - p_co2_4_o ( PIN p_co2_4_o ) ( u_co2_4_o PAD ) + USE SIGNAL ;
    - p_co2_5_o ( PIN p_co2_5_o ) ( u_co2_5_o PAD ) + USE SIGNAL ;
    - p_co2_6_o ( PIN p_co2_6_o ) ( u_co2_6_o PAD ) + USE SIGNAL ;
    - p_co2_7_o ( PIN p_co2_7_o ) ( u_co2_7_o PAD ) + USE SIGNAL ;
    - p_co2_8_o ( PIN p_co2_8_o ) ( u_co2_8_o PAD ) + USE SIGNAL ;
    - p_co2_clk_o ( PIN p_co2_clk_o ) ( u_co2_clk_o PAD ) + USE SIGNAL ;
    - p_co2_tkn_i ( PIN p_co2_tkn_i ) ( u_co2_tkn_i PAD ) + USE SIGNAL ;
    - p_co2_v_o ( PIN p_co2_v_o ) ( u_co2_v_o PAD ) + USE SIGNAL ;
    - p_co_0_i ( PIN p_co_0_i ) ( u_co_0_i PAD ) + USE SIGNAL ;
    - p_co_1_i ( PIN p_co_1_i ) ( u_co_1_i PAD ) + USE SIGNAL ;
    - p_co_2_i ( PIN p_co_2_i ) ( u_co_2_i PAD ) + USE SIGNAL ;
    - p_co_3_i ( PIN p_co_3_i ) ( u_co_3_i PAD ) + USE SIGNAL ;
    - p_co_4_i ( PIN p_co_4_i ) ( u_co_4_i PAD ) + USE SIGNAL ;
    - p_co_5_i ( PIN p_co_5_i ) ( u_co_5_i PAD ) + USE SIGNAL ;
    - p_co_6_i ( PIN p_co_6_i ) ( u_co_6_i PAD ) + USE SIGNAL ;
    - p_co_7_i ( PIN p_co_7_i ) ( u_co_7_i PAD ) + USE SIGNAL ;
    - p_co_8_i ( PIN p_co_8_i ) ( u_co_8_i PAD ) + USE SIGNAL ;
    - p_co_clk_i ( PIN p_co_clk_i ) ( u_co_clk_i PAD ) + USE SIGNAL ;
    - p_co_tkn_o ( PIN p_co_tkn_o ) ( u_co_tkn_o PAD ) + USE SIGNAL ;
    - p_co_v_i ( PIN p_co_v_i ) ( u_co_v_i PAD ) + USE SIGNAL ;
    - p_core_async_reset_i ( PIN p_core_async_reset_i ) ( u_core_async_reset_i PAD ) + USE SIGNAL ;
    - p_ddr_addr_0_o ( PIN p_ddr_addr_0_o ) ( u_ddr_addr_0_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_10_o ( PIN p_ddr_addr_10_o ) ( u_ddr_addr_10_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_11_o ( PIN p_ddr_addr_11_o ) ( u_ddr_addr_11_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_12_o ( PIN p_ddr_addr_12_o ) ( u_ddr_addr_12_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_13_o ( PIN p_ddr_addr_13_o ) ( u_ddr_addr_13_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_14_o ( PIN p_ddr_addr_14_o ) ( u_ddr_addr_14_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_15_o ( PIN p_ddr_addr_15_o ) ( u_ddr_addr_15_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_1_o ( PIN p_ddr_addr_1_o ) ( u_ddr_addr_1_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_2_o ( PIN p_ddr_addr_2_o ) ( u_ddr_addr_2_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_3_o ( PIN p_ddr_addr_3_o ) ( u_ddr_addr_3_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_4_o ( PIN p_ddr_addr_4_o ) ( u_ddr_addr_4_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_5_o ( PIN p_ddr_addr_5_o ) ( u_ddr_addr_5_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_6_o ( PIN p_ddr_addr_6_o ) ( u_ddr_addr_6_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_7_o ( PIN p_ddr_addr_7_o ) ( u_ddr_addr_7_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_8_o ( PIN p_ddr_addr_8_o ) ( u_ddr_addr_8_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_9_o ( PIN p_ddr_addr_9_o ) ( u_ddr_addr_9_o PAD ) + USE SIGNAL ;
    - p_ddr_ba_0_o ( PIN p_ddr_ba_0_o ) ( u_ddr_ba_0_o PAD ) + USE SIGNAL ;
    - p_ddr_ba_1_o ( PIN p_ddr_ba_1_o ) ( u_ddr_ba_1_o PAD ) + USE SIGNAL ;
    - p_ddr_ba_2_o ( PIN p_ddr_ba_2_o ) ( u_ddr_ba_2_o PAD ) + USE SIGNAL ;
    - p_ddr_cas_n_o ( PIN p_ddr_cas_n_o ) ( u_ddr_cas_n_o PAD ) + USE SIGNAL ;
    - p_ddr_ck_n_o ( PIN p_ddr_ck_n_o ) ( u_ddr_ck_n_o PAD ) + USE SIGNAL ;
    - p_ddr_ck_p_o ( PIN p_ddr_ck_p_o ) ( u_ddr_ck_p_o PAD ) + USE SIGNAL ;
    - p_ddr_cke_o ( PIN p_ddr_cke_o ) ( u_ddr_cke_o PAD ) + USE SIGNAL ;
    - p_ddr_cs_n_o ( PIN p_ddr_cs_n_o ) ( u_ddr_cs_n_o PAD ) + USE SIGNAL ;
    - p_ddr_dm_0_o ( PIN p_ddr_dm_0_o ) ( u_ddr_dm_0_o PAD ) + USE SIGNAL ;
    - p_ddr_dm_1_o ( PIN p_ddr_dm_1_o ) ( u_ddr_dm_1_o PAD ) + USE SIGNAL ;
    - p_ddr_dm_2_o ( PIN p_ddr_dm_2_o ) ( u_ddr_dm_2_o PAD ) + USE SIGNAL ;
    - p_ddr_dm_3_o ( PIN p_ddr_dm_3_o ) ( u_ddr_dm_3_o PAD ) + USE SIGNAL ;
    - p_ddr_dq_0_io ( PIN p_ddr_dq_0_io ) ( u_ddr_dq_0_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_10_io ( PIN p_ddr_dq_10_io ) ( u_ddr_dq_10_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_11_io ( PIN p_ddr_dq_11_io ) ( u_ddr_dq_11_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_12_io ( PIN p_ddr_dq_12_io ) ( u_ddr_dq_12_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_13_io ( PIN p_ddr_dq_13_io ) ( u_ddr_dq_13_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_14_io ( PIN p_ddr_dq_14_io ) ( u_ddr_dq_14_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_15_io ( PIN p_ddr_dq_15_io ) ( u_ddr_dq_15_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_16_io ( PIN p_ddr_dq_16_io ) ( u_ddr_dq_16_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_17_io ( PIN p_ddr_dq_17_io ) ( u_ddr_dq_17_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_18_io ( PIN p_ddr_dq_18_io ) ( u_ddr_dq_18_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_19_io ( PIN p_ddr_dq_19_io ) ( u_ddr_dq_19_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_1_io ( PIN p_ddr_dq_1_io ) ( u_ddr_dq_1_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_20_io ( PIN p_ddr_dq_20_io ) ( u_ddr_dq_20_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_21_io ( PIN p_ddr_dq_21_io ) ( u_ddr_dq_21_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_22_io ( PIN p_ddr_dq_22_io ) ( u_ddr_dq_22_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_23_io ( PIN p_ddr_dq_23_io ) ( u_ddr_dq_23_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_24_io ( PIN p_ddr_dq_24_io ) ( u_ddr_dq_24_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_25_io ( PIN p_ddr_dq_25_io ) ( u_ddr_dq_25_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_26_io ( PIN p_ddr_dq_26_io ) ( u_ddr_dq_26_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_27_io ( PIN p_ddr_dq_27_io ) ( u_ddr_dq_27_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_28_io ( PIN p_ddr_dq_28_io ) ( u_ddr_dq_28_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_29_io ( PIN p_ddr_dq_29_io ) ( u_ddr_dq_29_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_2_io ( PIN p_ddr_dq_2_io ) ( u_ddr_dq_2_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_30_io ( PIN p_ddr_dq_30_io ) ( u_ddr_dq_30_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_31_io ( PIN p_ddr_dq_31_io ) ( u_ddr_dq_31_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_3_io ( PIN p_ddr_dq_3_io ) ( u_ddr_dq_3_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_4_io ( PIN p_ddr_dq_4_io ) ( u_ddr_dq_4_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_5_io ( PIN p_ddr_dq_5_io ) ( u_ddr_dq_5_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_6_io ( PIN p_ddr_dq_6_io ) ( u_ddr_dq_6_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_7_io ( PIN p_ddr_dq_7_io ) ( u_ddr_dq_7_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_8_io ( PIN p_ddr_dq_8_io ) ( u_ddr_dq_8_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_9_io ( PIN p_ddr_dq_9_io ) ( u_ddr_dq_9_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_0_io ( PIN p_ddr_dqs_n_0_io ) ( u_ddr_dqs_n_0_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_1_io ( PIN p_ddr_dqs_n_1_io ) ( u_ddr_dqs_n_1_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_2_io ( PIN p_ddr_dqs_n_2_io ) ( u_ddr_dqs_n_2_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_3_io ( PIN p_ddr_dqs_n_3_io ) ( u_ddr_dqs_n_3_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_0_io ( PIN p_ddr_dqs_p_0_io ) ( u_ddr_dqs_p_0_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_1_io ( PIN p_ddr_dqs_p_1_io ) ( u_ddr_dqs_p_1_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_2_io ( PIN p_ddr_dqs_p_2_io ) ( u_ddr_dqs_p_2_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_3_io ( PIN p_ddr_dqs_p_3_io ) ( u_ddr_dqs_p_3_io PAD ) + USE SIGNAL ;
    - p_ddr_odt_o ( PIN p_ddr_odt_o ) ( u_ddr_odt_o PAD ) + USE SIGNAL ;
    - p_ddr_ras_n_o ( PIN p_ddr_ras_n_o ) ( u_ddr_ras_n_o PAD ) + USE SIGNAL ;
    - p_ddr_reset_n_o ( PIN p_ddr_reset_n_o ) ( u_ddr_reset_n_o PAD ) + USE SIGNAL ;
    - p_ddr_we_n_o ( PIN p_ddr_we_n_o ) ( u_ddr_we_n_o PAD ) + USE SIGNAL ;
    - p_misc_o ( PIN p_misc_o ) ( u_misc_o PAD ) + USE SIGNAL ;
    - p_sel_0_i ( PIN p_sel_0_i ) ( u_sel_0_i PAD ) + USE SIGNAL ;
    - p_sel_1_i ( PIN p_sel_1_i ) ( u_sel_1_i PAD ) + USE SIGNAL ;
    - p_sel_2_i ( PIN p_sel_2_i ) ( u_sel_2_i PAD ) + USE SIGNAL ;
END NETS
END DESIGN